UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	FILING DATE	FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.	
10/749,752	12/30/2003	Matthew Mattina	42P17893	9070	
59796 INTEL CORPO	7590 01/24/2008 ORATION	EXAMINER			
c/o INTELLEVATE, LLC P.O. BOX 52050 MINNEAPOLIS, MN 55402			WALTER, CRAIG E		
			ART UNIT	PAPER NUMBER	
·	•		2188		
			MAIL DATE	DELIVERY MODE	
			01/24/2008	PAPER	

Please find below and/or attached an Office communication concerning this application or proceeding.

The time period for reply, if any, is set in the attached communication.

		•		
		Application No.	Applicant(s)	
Office Action Summary		10/749,752	MATTINA ET AL.	
		Examiner	Art Unit	
		Craig E. Walter	2188	
۔۔ Period for	The MAILING DATE of this communication app Reply	pears on the cover sheet with the c	correspondence address	
WHICH - Extens after S - If NO p - Failure Any re	PRTENED STATUTORY PERIOD FOR REPLY HEVER IS LONGER, FROM THE MAILING DATE ions of time may be available under the provisions of 37 CFR 1.13 IX (6) MONTHS from the mailing date of this communication. Deriod for reply is specified above, the maximum statutory period vertor reply within the set or extended period for reply will, by statute ply received by the Office later than three months after the mailing patent term adjustment. See 37 CFR 1.704(b).	ATE OF THIS COMMUNICATION 36(a). In no event, however, may a reply be tinuity will apply and will expire SIX (6) MONTHS from a cause the application to become ABANDONE	N. nely filed the mailing date of this communication (35 U.S.C. § 133)	
Status				
2a)⊠ ⊺	Responsive to communication(s) filed on <u>31 Description</u> This action is FINAL . 2b) This Bince this application is in condition for alloware	action is non-final.	osecution as to the merits is	
C	closed in accordance with the practice under E	x parte Quayle, 1935 C.D. 11, 4	53 O.G. 213.	
Dispositio	on of Claims			
* 4 5) □ (6) ⊠ (7) □ (8) □ (Applicatio * 9) □ T	Claim(s) 1 and 3-20 is/are pending in the application of the above claim(s) is/are withdraw Claim(s) is/are allowed. Claim(s) 1,3-20 is/are rejected. Claim(s) is/are objected to. Claim(s) are subject to restriction and/or are subject to restriction and/or are specification is objected to by the Examine the drawing(s) filed on is/are: a) acception and acceptance are subjected to by the Examine the drawing(s) filed on is/are: a) acception and acceptance are subjected to by the Examine are subjected to be	wn from consideration. r election requirement. r. epted or b) □ objected to by the drawing(s) be held in abeyance. Se	e 37 CFR 1.85(a).	· · · · · · · · · · · · · · · · · · ·
11) 🗌 T	he oath or declaration is objected to by the Ex	caminer. Note the attached Office	Action or form PTO-152.	
Priority ur	nder 35 U.S.C. § 119	•		
a)[cknowledgment is made of a claim for foreign All b) Some * c) None of: Certified copies of the priority documents Copies of the certified copies of the priority documents Copies of the certified copies of the priority documents application from the International Bureause the attached detailed Office action for a list	s have been received. s have been received in Applicat rity documents have been receive u (PCT Rule 17.2(a)).	ion No ed in this National Stage	
Assessment				
2)	of References Cited (PTO-892) of Draftsperson's Patent Drawing Review (PTO-948) ation Disclosure Statement(s) (PTO/SB/08) No(s)/Mail Date	4) Interview Summary Paper No(s)/Mail D 5) Notice of Informal F 6) Other:	ate	

DETAILED ACTION

Continued Examination Under 37 CFR 1.114

1. A request for continued examination under 37 CFR 1.114, including the fee set forth in 37 CFR 1.17(e), was filed in this application after final rejection. Since this application is eligible for continued examination under 37 CFR 1.114, and the fee set forth in 37 CFR 1.17(e) has been timely paid, the finality of the previous Office action has been withdrawn pursuant to 37 CFR 1.114. Applicant's submission filed on 31 December 2007 has been entered.

Status of Claims

2. Claims 1 and 3-20 are pending in the Application.

Claims 1, 14 and 18 have been amended.

Claim 2 has been cancelled.

Claims 1 and 3-20 are rejected.

Response to Amendment

3. Applicant's amendments and arguments filed on 31 December 2007 in response to the office action mailed on 31 July 2007 has been fully considered, but they are not persuasive. Therefore, the rejections made in the previous office action are maintained, and restated below, with changes as needed to address the amendments.

Art Unit: 2188

Claim Rejections - 35 USC § 103

The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 4. Claims 1, 3-6, 10,14, and 16-20 are rejected under 35 U.S.C. 103(a) as being unpatentable over Bordaz et al. (US Patent 6,195,728 B1), and in further view of Jennings (US Patent 6,134,631).

As for claims 1, 14 and 18, Bordaz teaches a system (as in claims 1 and 18, and apparatus in claim 14) for maintaining cache coherency in a CMP comprising:

one or more processor cores (Fig. 1, elements 1-4, 21-24, 41-44 and 61-64 depict a plurality of processor cores), wherein the one or more processor cores each include a private cache (each processor contains its own private cache as depicted in Fig. 1 (element 11 is the private cache for processor 1 for example));

a shared cache separate from the plurality of cores to be shared by the one or more processor cores (Fig. 1, memory (element 5) is shared among at least two processors));

Note, Bordaz discloses cache memories 5, 15, 45 and 65 which comprise respective remote caches 15, 35, 55 and 77, and the remaining areas of memories 5, 15, 45 and 65 (5', 15', 45' and 65' respectively). In col. 4, line 28 though col. 5, line 7,

Art Unit: 2188

Bordaz clearly teaches the address space of memories 5', 15', 45' and 65' as being either local or remote (with respect to each memory module 10, 20, 40 or 60). In other words, these memories 5, 15, 45 and 65 are used to store both local and remote data (i.e. shared by another processor from a different memory module). Further evidence that cache memories are "shared" by processors from other modules is seen in the abstract and col. 3, lines 18-47 (invention is aimed at improving cache coherency of a plurality of modules. Data coherence would not be possible if cache memories where not shared among modules.

and an unbuffered bi-directional ring to connect the one or more processors and the shared cache (Fig. 1, element 16 – the ring is used for communication between each module (elements 10, 20, etc) which each contain the plurality of processors;

Despite these teachings, Bordaz fails to specifically teach these particular elements as being stored on an integrated circuit (i.e. single processor chip). More specifically, Bordaz teaches four discrete modules (Fig. 1, elements 10, 20, 40 and 60) which each comprises multiple processors (each with a unique private cache), and a shared cache.

Jennings teaches a non-volatile memory with embedded programmable controller in which his plurality of modules may all implemented on a single integrated chip (storage system 50 (Fig. 1) may be a multi-chip module, or a single integrated circuit – col. 3, lines 52-58).

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art at the time of the invention for Bordaz to implement his discrete modules on a single integrated circuit as taught by Jennings. By doing so, Bordaz could exploit the well-known benefits of single chip integration, which includes lower manufacturing costs, and increased communication speed between the discrete elements implement on the one chip.

It is worthy to note that though Bordaz teaches an "on-module" cache rather than an on-chip cache as recited by Applicant, this would have been obvious over Bordaz as once all four modules are implemented on a single chip as discussed above in the combined teachings of Bordaz and Jennings. More specifically the shared caches within each module would be stored on that very single chip when Bordaz and Jennings are combined; hence they are "on-chip" cache. It is additionally worthy to note that the shared cache within each module acts as a system memory for storing element held by the shared memory.

As for claim 3, Bordaz teaches the system of claim 1 wherein the shared cache includes one or more cache banks (inherently all cache memory must be arranged in a configuration of at least one bank. Additionally, Bordaz indicates that each shared cache contains a remote access cache (RC – element 15), which is a separate memory bank within the shared cache (element 5)).

As for claim 4, Bordaz teaches wherein the one or more cache banks is responsible for a subset of a physical address space of the system (col. 4, lines 28-46 – the RC (element 15) makes up a portion of the total physical memory of memory element 5).

Art Unit: 2188

As for claims 5 and 6, Bordaz teaches the system of claim 1 wherein the one or more processor cores are write-thru, which write data through to the shared cache (col. 7, lines 56-65 – Bordaz discusses a write through cache mechanism which writes to reserved zones in the shared cache (i.e. element 25)).

As for claim 10, Bordaz teaches the system of claim 1 wherein the one or more processor cores accesses data from the shared cache (col. 4, lines 47-53 – each processor accesses data blocks in the shared memories).

As for claims 16 and 19, the shared memory is a shared cache including a plurality of blocks, mad wherein the shared cache is capable of holding each of the plurality of blocks in a cache coherency state (tags are stored and associated with blocks of the cache to indicate which blocks are held exclusively (i.e. to maintain coherency) by a processor - col. 5, lines 21-51).

As for claim 17 and 20, wherein the cache coherency state for each of the plurality of blocks is selected from a group consisting of (1) a not present state, (2) a present and owned by a core of the plurality of cores state, (3) a present, not owned, and custodian is a core of the plurality of core states, and (4) a present, not owned, and no custodian state (the tags include information to indicate if the data is valid and if it is held exclusively by a particular processor – col. 5, lines 21-51).

5. Claims 7-9 and 11 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Bordaz (US Patent 6,195,728 B1) and Jennings (US Patent 6,134,631) as applied to claim 1 above, and in further view of Fletcher (US Patent 4,445,174).

Art Unit: 2188

As for claims 7-9, though Bordaz teaches the system of claim 1, wherein the one or more processor cores include a buffer, he fails to teach the buffer as functioning merge buffer capable of purging stored data to a shared cache.

Fletcher however teaches a multiprocessor system including a shared cache which a processor's private cache (Fig. 1, element 8) continuously stores data (permitting the merging of data (i.e. line by line) into the private memory from the main memory until an eviction is requested) –col. 1, line 62-68, and then moves the lines directly from a private cache to the shared cache, while circumventing the system's main memory (col. 2, lines 56-64).

As for claim 11, Fletcher further discloses the private cache, which is used to merge data from the memory line by line, as coalescing multiple lines to a same block of the shared cache – col. 3, line 17-25 – copies of the same shared memory block may exist simultaneously in each private cache. In other words, data stored in a processor's private cache can exist as one memory block of the shared memory.

It would have been obvious to one of ordinary skill in the art at the time of the invention for the combined teachings of Bordaz and Jennings to further include

Fletcher's multiprocessor system including a shared cache to his own system. By doing so, would realize improved system performance by having a means of automatically detecting lines of information moved to the shared cache, hence eliminating "pingponging" of lines between requesting processors as taught by Fletcher in col. 2, lines 49-65.

Art Unit: 2188

6. Claims 12, 13 and 15 are rejected under 35 U.S.C. 103(a) as being unpatentable over the combined teachings of Bordaz (US Patent 6,195,728 B1) and Jennings (US Patent 6,134,631) as applied to claims 1 and 14 above, and in further view of Koenen (US PG Publication 2004/0019891 A1).

As for claims 12,13 and 15, though Bordaz teaches connecting his each processor module via a ring configuration as claimed by Applicant in claim 1, he fails to specifically teach the ring configuration as recited by Applicant in claims 12-13 of the pending Application.

Koenen however teaches an apparatus for optimizing performance in a multiprocessing system, which includes connecting a plurality of module nodes via a
synchronous, unbuffered, bi-directional ring with a fixed deterministic latency as recited
by Applicant in claim 12-13. Referring to Fig. 1, a plurality of processing nodes
(elements 12, 14 and 16) are connected for bi-directional communication (elements 12J,
14J and 16J) with the interconnect fabric (element 18). Note Koenen describes the
fabric as including a ring structure in paragraph 0019, lines 9-12. The ring functions
without the aid of a buffering system (i.e. unbuffered), and supports synchronous
connections with a minimum static latency around the ring (paragraph 0026, lines 7-12

- the minimum latency is static). Furthermore, paragraph 0023 (and subsequently
Table 1), describe preset latencies between each node depending on the number of
nodes included in the system. With this table, the overall latency of the entire ring
interconnect is known (likewise, fixed), which allows the system to synchronize
communication between nodes.

Art Unit: 2188

It would have been obvious to one of ordinary skill in the art at the time of the invention, for the combined teachings of Bordaz and Jennings to implement Koenen's apparatus for optimizing performance in a multi-processing system. By doing so, they would benefit by using a superior interconnection fabric (as shown by Koenen in Fig. 1, element 18) for his processing modules, which in turn could help Bordaz's NUMA machine by reducing access latency and increase system performance as taught by Koenen in paragraph 0011, lines 1-15.

Response to Arguments

7. Applicant's arguments with respect to claims 1 and 3-20 have been fully considered, however they are not persuasive.

As for claims 1, 14 and 18, Applicant asserts, "caches 5, 15, 45, and 65 are included within modules 5, 25, 45, and 65. As can be seen from applicant's Figure 1, as separate shared cache is coupled **separately** from the other processor cores (i.e. P0, P2, and P6 each include a private cache, while shared cache **10**, which is separate and coupled separately from P0, P2, and P6 in ring **15**. Therefore, Bordaz does not teach of coupling processor cores to a separate cache in a ring configuration, but rather only coupling of modules in a ring, where **included within** each module is a remote cache. In other words, no remote cache is disclosed separate and coupled in ring 16 of Bordaz... Furthermore, Jennings does not disclose coupling of cores and a shared

cache in a ring" (emphasis added by Applicant).

Art Unit: 2188

This argument however is not persuasive as it is not commensurate with the scope of the presently recited instant claims. More specifically, the base claims (claim 1 for example) require, inter alia, "a shared cache separate from the plurality of cores...". Examiner maintains that Bordaz discloses cache memories 5, 25, 45 and 65 which comprise respective remote caches 15, 35, 55 and 77, and the remaining areas of memories 5, 15, 45 and 65 (5', 15', 45' and 65' respectively). In col. 4, line 28 though col. 5, line 7, Bordaz clearly teaches the address space of memories 5', 15', 45' and 65' as being either local or remote (with respect to each memory module 10, 20, 40 or 60). In other words, these memories 5, 15, 45 and 65 are used to store both local and remote data (i.e. shared by another processor from a different memory module). Further evidence that the cache memories are "shared" by processors from other modules is seen in the abstract and col. 3, lines 18-47 (invention is aimed at improving cache coherency of a plurality of modules. Data coherence would not be possible if cache memories where not shared among modules). It is readily apparent from Fig. 1 that the ring (16) connects each module, each containing a shared cache and a plurality of processors.

It is <u>clear</u> from Fig. 1 of Bordaz that the shared cache (e.g. element 5) is <u>"separate"</u> from one or more <u>processing cores</u> (e.g. elements 1 and 2) <u>as required</u> <u>by these claims</u>. It is clear that the possessors and the shared cache are in fact separate and distinct elements within the system of Bordaz. As such, Examiner maintains the combination of Bordaz and Jennings render the base claims obvious as per the arguments and rejections set forth *supra*.

Application/Control Number: 10/749,752 Page 11

Art Unit: 2188

Conclusion

8. This is a continuation (RCE) of applicant's instant Application No. 10/749,752. All claims are drawn to the same invention claimed in the earlier application and could have been finally rejected on the grounds and art of record in the next Office action if they had been entered in the earlier application. Accordingly, **THIS ACTION IS MADE FINAL** even though it is a first action in this case. See MPEP § 706.07(b). Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

- 9. A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no, however, event will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.
- 10. Any inquiry concerning this communication or earlier communications from the examiner should be directed to Craig E. Walter whose telephone number is (571) 272-8154. The examiner can normally be reached on 8:30a 5:00p M-F.
- 11. If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Hyung S. Sough can be reached on (571) 272-6799. The fax

Art Unit: 2188

phone number for the organization where this application or proceeding is assigned is 571-273-8300.

12. Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free). If you would like assistance from a USPTO Customer Service Representative or access to the automated information system, call 800-786-9199 (IN USA OR CANADA) or 571-272-1809.

Craig E Walter Examiner Art Unit 2188

CEW

SUPERVISORY PATENT EXAMINER

01/22/08